Advertisement · 728 × 90

Posts by LaurieWired

because this is getting some decent traction, I’d like to point out that you can donate / become a lifetime member with some pretty cool perks for only $36:

(they also have like, neat VPSes + website hosting stuff!)
sdf.org?join#donate

2 days ago 42 3 3 0
Post image Post image

More Vintage Computing museums should rent out cloud access to their rare hardware.



SDF (Super Dimension Fortress) does it, and it’s freaking awesome.



I’m literally logged into a Sun SPARCstation…anyone can do this for free, right now. Just SSH in.

2 days ago 605 81 26 9

Of course, I tried my hardest to prove this right, but no, this one turned out to be completely false.

3 days ago 28 0 1 0
Post image

Following specific steps (initial neglect and then suddenly perfect care) on the standard Gen1 (P1) Tamagotchi, your pet would eventually evolve into Bill Clinton and live a very long time.

The popular rumor when I was growing up was repeatedly feeding your pet would eventually make them explode.

3 days ago 36 1 2 1
Post image

Back in the 90s and early 2000s, Tamagotchis had crazy lore. Most were completely false (but some were true!)

These rumors ranged from saying that they were aliens escaping a drunk planet to being able to unlock Bill Clinton on a Tamagotchi.

This rumor is actually...completely true!

3 days ago 48 4 2 1
Post image

(sadly, the maximum speedup just escaping earths gravity well is something like 1 x 10 ^ (-10), so yeah the blackhole thing is kinda necessary)

4 days ago 47 1 3 0
Post image Post image

There’s some (fun?) papers that allow you to solve the halting problem by placing yourself dangerously close to a black hole…while your computer safely computes for ~infinite-ish amounts of time.


One of the better papers:
"Relativistic computers and the Turing barrier" (Németi & Dávid 2006)

4 days ago 62 4 3 1
Advertisement
Post image Post image

Time Dilation kind of makes the whole “datacenters in space” idea more fun.



Technically… a GPS Block III CPU runs an extra ~7,000 clock cycles per day compared to the same machine on earth.



Extend to the extreme, and you get the whole subfield of CS+physics called relativistic hypercompuation.

4 days ago 101 8 7 0
Post image

If L1 got corrupted, the kernel would invalidate the whole cacheline and force a refill from slower pools.



It worked…but had a massive performance hit.

As much as 30%!

5 days ago 35 0 0 0
Post image

It’s a particularly nasty issue.

Unlike DRAM /w ECC, there wasn’t a transparent way to correct it.



The fix was brutal. IBM recommended scientists reprogram critical workloads to write-through mode.



Basically, every store in L1 would also travel down the cache hierarchy immediately.

5 days ago 25 0 1 0
Post image Post image

How do you kill a Supercomputer?



(Accidentally) using radioactive solder is a good way.



IBM’s Blue Gene/L frequently crashed when running simulations at LLNL.



Turned out that alpha particles from the lead solder in the board carrier were slamming the L1 cache with bit flips.

5 days ago 123 17 7 3
Post image

I think perhaps the weirdest thing about SuperH was its concept of “upwards compatibility”.

The ISA itself is a microcode-less design, all future instructions were trapped and emulated by older chipsets.

It’d be slow…but you could run future code on very old chips!

6 days ago 38 1 7 1
Post image

...cache line, the CPU pipeline stalls way, way less.



This was *really* important for embedded devices, which were often extremely bandwidth constrained in the era.

Sega famously used the processors for the Dreamcast, and ARM actually ended up licensing their patents for Thumb mode!

6 days ago 37 1 4 1
Post image Post image

In the 90s, Hitachi came up with a bizarre way to conserve memory bandwidth.



Their SuperH architecture, intended to compete with ARM, was a 32-bit architecture that used…16 bit instructions.



The benefit was really high code density. If you can fit twice as many instructions into every...

6 days ago 81 11 5 0
Post image
1 week ago 53 3 4 0

do you have any links for this? sounds interesting, never heard of it

1 week ago 0 0 2 0

Interesting, I didn't really think about the feel of the car itself.

I would assume there's a large gap then between racing simulators and the real thing.

Some fields, like drone racing, are closer, where sim practice actually translates to real life gains...probably due to no body perception.

1 week ago 3 0 2 0
Advertisement

For a good example of this, look up the Bannister effect!


Anyway, here's the paper, it's a fun read:
lab.plopes.org/published/20...

1 week ago 31 2 2 0

By sort of “proving” the movement is possible (giving up autonomy!) the concept suddenly clicks, and you’ll “just get it”.

I feel like there’s probably a lot of interesting biological barriers that could be overcome if you trained yourself to go past limits by electrical stimulation first.

1 week ago 46 3 4 0
Post image

Let me give an example.

As a dancer myself, early on, aerials have a difficult initial mental barrier.

The common way to learn is to essentially let your teacher control your muscle movements, repeating the overall motions, over and over again.

1 week ago 34 0 3 0
Post image

Their mental load was “reduced” by having a computer electrically stimulate their arm instead.

Bodily autonomy wise, it might feel a bit freaky, because you have the proprioception of your arm moving, but without the mental load of you moving it.

I wish more research was poured in this area.

1 week ago 35 3 1 0
Post image

Would you let a computer hijack your muscle movements if it increased your performance 35%?



I totally would.



Came across a really interesting ACM paper today (SplitBody), where subjects were given difficult multitasking challenges.

1 week ago 147 25 21 6
GitHub - LaurieWired/tailslayer: Library for reducing tail latency in RAM reads Library for reducing tail latency in RAM reads. Contribute to LaurieWired/tailslayer development by creating an account on GitHub.

Code:
github.com/LaurieWired/...

1 week ago 34 2 1 0
Your RAM freezes 128,000 times per second (I fixed it)
Your RAM freezes 128,000 times per second (I fixed it) YouTube video by LaurieWired

Full Video:
www.youtube.com/watch?v=KKbg...

1 week ago 83 9 3 2
Post image

By implementing a hedged read strategy taking advantage of (undocumented!) channel scrambling offsets, I've gotten as much as 15x reductions in tail latency.

Works across Intel, AMD, Graviton, DDR4, DDR5, x86, ARM, you name it.

Check out the C++ lib I wrote, watch the video, and try it yourself!

1 week ago 38 2 2 1
Video

Modern DRAM is based on a brilliant design from IBM.

But, we're still paying for a latency penalty that's existed since the 60s!

In this video, I'm introducing my research project (Tailslayer) that immensely reduces p99.99 latency on traditional RAM!

1 week ago 185 40 3 7
Advertisement

(yes this is a clip from my next video. you can do very neat things when you take advantage of multiple reorder buffers!)

2 weeks ago 38 0 1 0
Video

I love that it’s not 2004 anymore

using multicore processors is too FUN.

2 weeks ago 144 3 11 0

haha I'm not quite that mean :)

2 weeks ago 0 0 0 0
std-proposals: C++ becomes ++C april fools' day proposal

(The earliest instance I can find of this suggestion is in 2021 from Dominic Fandrey in the std-proposals mailing list)


lists.isocpp.org/std-proposal...

2 weeks ago 22 0 4 0