Advertisement · 728 × 90
#
Hashtag
#vlsidesgin
Advertisement · 728 × 90
Post image

#VLSIDesign2025 - Chandan Kumar Jha from @unibremen.bsky.social will talk about "FARAD: Automated Formal Verification of Approximate Restoring Array Dividers" at @vlsidcon.bsky.social vlsid.org/detailed-age... #vlsid #vlsid2025 #vlsidesgin @dsc-ub.bsky.social @dfki.bsky.social #verification #formal

0 0 0 0
Post image

#VLSIDesign2025 - Sajjad Parvin from @unibremen.bsky.social presenting on "True-PolyTronik: Securing Circuits Against Laser Logic State Imaging Attack Using RFET" at @vlsidcon.bsky.social vlsid.org/detailed-age... #vlsid #vlsid2025 #vlsidesgin @dsc-ub.bsky.social @dfki.bsky.social #security #RFET

0 0 0 0